FUJITSU MICROELECTRONICS

MB8866 MB8876 MB8877

FLOPPY DISK FORMATTER/CONTROLLER (FDC)

SEPTEMBER 1981

DESCRIPTION

The Fujitsu MB88XX family is a one-chip Floppy Disk Formatter/Controller (FDC) which is fabricated with N-channel E/D MOS technology.

The MB88XX can be applied to any of single density floppy disk, double density floppy disk and mini floppy disk.

The IBM3740 format and the frequency modulation (FM) recording are used for the single density storage, and the IBM System-34 format and the modified frequency modulation (MFM) recording are used for the double density storage.

Also, the MB88XX interfaces with an 8-bit parallel microprocessor to control data transfer and mechanical operation. The MB88XX is packaged in a standard 40-pin dual-in-line-package.

- N-Channel E/D MOS Technology
- MB8866 Upward Compatible with Western Digital FD1791
- MB8876 Upward Compatible with Western Digital FD1791-01, FD1791-02
- MB8877 Upward Compatible with Western Digital FD1793

PIN ASSIGNMENT

FEATURES

- Single +5V Power Supply
- IBM Compatible Sector Format
- Automatic Track Seeking and Verification
- **Both Single and Double Density Formats**
 - a) Single Density in IBM3740 Format and FM Recording
 - b) Double Density in IBM System-34 Format and MFM Recording
- Programmable Single Sector/Multiple Sectors/Entire Track Read Operation
- Programmable Single Sector/Multiple Sectors/Entire Track Write Operation
- **Programmable Side Compare Function** Available MB8876 and MB8877
- Programmable Sector Length
- Programmable Head Step Rate
- Programmable Head Engage/Head Settle Time
- Double Buffered Data I/O
- **DMA Data Transfer Capability**
- **Write Precompensation Capability**
- All TTL Compatible I/O


NC* 1

PACKAGE DIP-40C-A01

- *: No Connection
- *: MB8866 WF Only

MB8876: Negative Logic MB8877: Positive Logic

MB8866/MB8876/MB8877 BLOCK DIAGRAM



*MB8877 TRUE DATA BUS
**MB8866 WF ONLY

TEST

CLK

Vss

(GND)

MIDODOD WE CIVET


ABSOLUTE MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
Voltage on any pin to V _{SS}	V _{CC} , V _I , V _O	-0.3 to +7.0	V
Operating Temperature	T _{OP}	0 to 70	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C
Power Dissipation	PD	800	mW

Note: Permanent device damage may occur if Absolute Maximum Ratings are exceeded.

FUJITSU MICROELECTRONICS

TRACK FORMAT



NOTE: *: Shows to have missing clock.

**: Shows the ID field

***: Shows the cyclic Redundancy check polynomial $G(X) = X^{\circ} + X^{5} + X^{12} + X^{16}$

****: See the most right column for its byte numbers and data.

SECTOR FORMAT

							SECTOR							
			ID	FIELD							DA	TA FIEL	.D	
SYC	ID AM	TRACK NUMBER	SIDE NUMBER	SECTOR NUMBER	SECTOR LENGTH		CRC 2	GAP 2	SYNC	DATA AM	DATA	CRC 1	CRC 2	GAP 3
6 bytes	1 byte	1 byte	1 byte	1 byte	1 byte	1 byte	1 byte	11 bytes	6 bytes	1 byte	*	1 byte	1 byte	27/42/58 bytes
12 bytes	4 bytes	1 byte	1 byte	1 byte	1 byte	1 byte	1 byte	22 bytes	12 bytes	4 byte	•	1 byte	1 byte	54/84/116 bytes
							(01)H t (01)H t (00)H (01)H	412 By for 102 to (1A)H for (0F)H for (08)H for for Side 0 for Side 1	Bytes/Setes/Sector 4 Bytes/Sector 7 26 Sector 8 Sector 9 of single 9 of double	r data ector dat tor/Track tor/Track or/Track -side of de-side dis	a format format ormat louble-sid k			

***: Track 75 and 76 are usually used for correction.

PIN DESCRIPTIONS **MPU** Interface Pins

Pin 2, WE (Write Enable)

This input is used as a strobe signal when data is written into internal registers.

When $\overline{WE} = 0$ and CS = 0, data can be written into internal registers.

Pin 3, CS (Chip Select)

This input is used for enabling this FDC device.

When $\overline{CS} = 0$ this FDC device is selected and data transfer between this FDC device and an MPU is enabled.

Pin 4, RE (Read Enable)

This input is uses as a strobe signal when data is read from internal registers.

When $\overline{RE} = 0$ and CS = 0, data can be read from internal registers.

Pin 5 and 6, A₀ and A₁ (Register Select Address)

These inputs are used to address and internal register among the Command

Register (CR), Status Register (STR), Track Register (TR), Sector

Register (SCR) and Data Register (DR). (Refer to Table 1.)

REGISTER SELECTION

Chip Select	Address		Selec	ted Register	Data Bus Status		
<u>cs</u>	A ₁	A ₀	For Read Mode (RE = 0)	For Write Mode (WE = 0)	$\overline{\mathrm{DAL}}_7$ to $\overline{\mathrm{DAL}}_0$ / DAL_7 to DAL_0		
1	•		Deselected	Deselected	High Impedance		
0	0	0	Status Register (STR)	Command Register (CR)	Enabled		
0	0	1	Track Register (TR)	Track Register (TR)	Enabled		
0	1	o	Sector Register (SCR)	Sector Register (SCR)	Enabled		
0	Data Register 1 1 (DR)		Data Register (DR)	Enabled			

Pins 7 through 14, DAL₀ thru DAL₇ / DAL₀ thru DAL₇ (Data Bus)

These eight lines are an 8-bit bidirectional bus which is used to transfer 8-bit data between this FDC device and an connected MPU.

When $\overline{CS} = 1$, the bus is in the three-state.

All data are inverted, i.e. negative logic for MB8866 and MB8876.

All data are true for MB8877.

Pin 24, CLK (Clock)

This input is used as a standard clock signal. The clock frequency is usually 2MHz, but 1MHz for a mini-floppy disk.

Pin 38, DRQ (Data Request)

This output indicates a status of the DR.

In the read operation, DRQ = 1 shows the DR is filled with a byte data so that the MPU can read the data.

In the write operation, DRQ = 1 shows the DR is empty, i.e. this FDC device is requesting for the MPU to write a byte data into the DR.

The DRQ bit is reset by completion of the read or write operation.

This terminal is open-drain and externally pulled up with a $10k\Omega$ resistor.

FUJITSU

MICROELECTRONICS -

MPU Interface Pins Cont'd

Pin 39, INTRQ (Interrupt Request)

This output indicates an interrupt status.

The INTRQ bit goes high when a Command is completed or stopped or the Type IV Command is executed.

This bit is reset when the next Command is written or the STR is read.

This terminal is open-drain and externally pulled up with a $10k\Omega$ register.

Pin 37, DDEN (Double Density)

This input is used to select a single density operation or a double density operation.

When DDEN = 0, a double density operation mode is selected and vice versa.

Floppy Disk Interface Pins

Pin 15, STEP (Step Move)

This output pin provides a step pulse signal to drive a disk head.

One pulse drives one step motion.

Pin 16, DIRC (Direction)

This output indicates a direction of disk head moving. DIRC = 0 shows the head moves toward outside while DIRC = 0 shows the head moves toward inside.

Pin 17, EARLY (Early Shift)

This output is used for pre-compensation of data write timing to a disk.

EARLY = 1 indicates that a serial data to be transmitted from the WD (Write Data) pin to a disk must be shifted earlier.

Pin 18, LATE (Late Shift)

This output is used for pre-compensation of data write timing to a disk.

LATE = 1 indicates that a serial data to be transmitted from the WD (Write Data) pin to a disk must be shifted later.

Pin 23, HLT (Head Load Timing)

This input is used to recognize that a disk head has been settled or a pre-determined head settle time has elapsed after

HLT = 1 shows a disk head is in an engaged state.

Pin 25, RG (Read Gate)

This output is used to inform synchronization to an external data separator.

RG = 1 indicates that the FDC device has detected "0" — only data or "1" — only data on a disk, i.e. the FDC device has found out a SYNC byte in a ID field of disk.

Pin 26, RCLK (Read Clock)

This input is used as a clock signal which defines data interval, i.e. data window.

This signal is externally generated corresponding to a stream of data and input to the FDC device. Signal levels "H" and "L" are not important but its falling and rising edges are essential.

Pin 27, RAWREAD (Raw Read)

This input pin receives raw data tranferred from a disk drive.

A data is given as a negative pulse.

Pin 28, HLD (Head Load)

This output is used to control a motion of disk head.

When HLD = 1, the head is pressed on the media (disk).

When HLD = 0, the head is separated from the media (disk).

Pin 29, TG43 (Track Greater Than 43)

This output indicates a head position on a disk.

When TG43 = 1, the head is located on any of Track No. 44 thru Track No. 76.

When TG43 = 0, the head is located on any of Track No. 0 thru Track No. 43. This signal is valid only for a Read Command or Write Command,

MICROELECTRONICS

MB8866/MB8876/MB8877 MPU Interface Pins Cont'd

Pin 30, WG (Write Gate)

This output indicates that data is being written into a disk.

When data is being written inot a disk, WG goes high.

Pin 31, WD (Write Data)

This input pln transmits a data to a disk. A data signal is a 250ns pulse for the MFM mode or a 500ns pulse for the FM mode.

Pin 32, READY (Ready)

This input pin receives a status of disk drive.

READY = 1 shows that the disk drive is ready for operation. Therefore, only when READY = 1, read or write operation for the disk can be executed.

When READY = 0, i.e. the disk drive is not ready, neither read or write operation can be executed and INTRQ goes high.

However, seek operation is executed regardless of this signal.

This input appears in NOT READY flag (Bit 7 of STR: STR 7) as negative copy, i.e. the STR 7 bit goes high when READY = 0.

Pin 33, WF/VFOE (Write Fault/Variable Frequency Oscillator Enable)

This pin is used as both input and output modes, i.e. the Write Fault input and VFO Enable output. These modes are distinguished by the WG (Write Gate) output.

When WG = 1, i.e. the FDC device is writing data into a disk, this terminal acts as the Write Fault input.

If a fault of writing is detected during WG = 1 i.e. WF goes low, the FDC device terminates the write operation by setting the WRITE FAULT flag (Bit 5 of STR: STR 5).

When WG = 0, e.e. the FDC device is not writing data into a disk, this termnal acts as the VFO Enable output. VFOE = 0 Indicates that the FDC device is reading a disk. This terminal is open-drain port so that wire-dot connection is allowed.

Pin 34, TR00 (Track 00)

This input indicates whether a disk head is positioned on Track No. 00 or not.

TR00 = 0 shows that Track No. 00 is detected during seeking operation.

Pin 35, IP (Index Pulse)

This input indicates that an index hole of disk is detected.

 $\overline{IP} = 0$ shows the index hole is found out.

Pin 36, WRPT (Write Protect)

This input is used to inhibit write operation for a disk. This input is continuously sampled after a Write Command is initiated. When WRPT = 0, the Write Command execution is stopped and the WRITE PROTECT flag (Bit 6 of the STR: STR 6) is set reversly, i.e. the STR 6 bit goes high when $\overline{WRPT} = 0$.

Other Pins

Pins 1 and 40

These pins are not used, i.e. No-Contact pins.

Pin 19, MR (Master Reset)

This input is used for resetting the FDC device.

When $\overline{MR} = 0$, the master reset procedure is initiated and then the STR 7 bit is reset to "0", the SEctor Register (SCR) is loaded with (01)H and the Command Register (CR) is loaded with (03)H.

At a rising edge of MR, the Restore Command starts to be executed.

Pin 20, Vss (Power Supply)

This input is the Ground (GND) terminal.

Pin 21, Vcc (Power Supply)

This input is the +5V Power Supply terminal.

Pin 22, TEST (Test)

This input is used to set the FDC device into a test mode.

When $\overline{TEST} = 0$, the internal timer is ignored.

In a usual operation, this pin shall be connected to the +5V power supply or remain open.

FUJITSU

MICROELECTRONICS =

BIT STRUCTURES OF COMMANDS

MB8866

		(MSE	3) Co	mma	nd R	egiste	er (Cl	R) Bit	(LSB)
TYPE	COMMAND	7	6	5	4	3	2	1	0
1	Restore	0	0	0	0	h	٧	r 1	ro
1	Seek	0	0	0	1	h	٧	r ₁	r ₀
-1	Step	0	0	1	u	h	٧	r ₁	r ₀
1	Step in	0	1	0	u	h	٧	r ₁	ro
1	Step Out	0	1	1	u	h	٧	r ₁	r ₀
Ħ	Read Data	1	0	0	m	Х	Е	0	0
11	Write Data	1	0	1	m	Х	E	Χ	a ₀
111	Read Address	1	1	0	0	0	1	0	0
111	Read Track	1	1	1	0	0	1	0	Х
111	Write Track	1	1	1	1	0	1	0	0
IV	Force Interrupt	1	1	0	1	lз	12	11	l ₀

X: Don't care

Other alphabets: Flags which are used as parameters to specify various operation modes.

MB8876/MB8877

					В	ITS			
TYPE	COMMAND	7	6	5	4	3	2	1	0
1	Restore	0	0	0	0	h	٧	r ₁	ro
1	Seek	0	0	0	1	h	٧	rı	ro
t	Step	0	0	1	u	h	٧	rı	r ₀
1	Step in	0	1	0	u	h	٧	rı	ro
1	Step Out	0	1	1	u	h	٧	11	ro
Ш	Read Sector	1	0	0	m	S	E	С	0
11	Write Sector	1	0	1	m	s	Ε	С	a ₀
111	Read Address	1	1	0	0	0	Ε	0	0
111	Read Track	1	1	1	0	0	E	0	0
Ш	Write Track	1	1	1	1	0	Ε	0	0
IV	Force Interrupt	1	1	0	1	lз	12	11	Ιo

NOTE: Bits shown in TRUE form.

TABLE 1. STEPPING RATES

CLK	2 MHz	2 MHz	1 MHz	1 MHz	2 MHz	1 MHz
DDEN	0	1	0	1	X	х
R1 R0	TEST = 1	TEST = 1	TEST = 1	TEST = 1	TEST = 0	TEST = 0
0 0	3 ms	3 ms	6 ms	6 ms	184μs	368μs
0 1	6 ms	6 ms	12 ms	12 ms	190μs	380μs
10	10 ms	10 ms	20 ms	20 ms	198μs	396μs
11	15 ms	15 ms	30 ms	30 ms	208μs	416μs

TYPE I COMMANDS

h = Head Load Flag (Bit 3)

h = 1, Load head at beginning

h = 0, Unload head at beginning

V = Verify flag (Bit 2)

V = 1, Verify on destination track

V = 0, No verify

r_1r_0 = Stepping motor rate (Bits 1-0)

Refer to Table 1 for rate summary

u = Update flag (Bit 4)

u = 1, Update Track register

u = 0, No update

TYPE II & III COMMANDS

m = Multiple Record flag (Bit 4)

m = 0, Single Record

m = 1, Multiple Records

a₀ f = Data Address Mark (Bit 0)

 $a_0 = 0$, FB (Data Mark)

a₀ = 1, F8 (Deleted Data Mark)

E = 15 ms Delay (2MHz)

E = 1, 15 ms delay

E = 0, no 15 ms delay

S = Side Select Flag

S = 0, Compare for Side 0

S = 1, Compare for Side 1

C = Side Compare Flag

C = 0, diable side select compare

C = 1, enable side select compare

TYPE IV COMMAND

li = Interrupt Condition flags (Bits 3-0)

I0 = 1, Not-Ready to Ready Transition

I1 = 1, Ready to No-Ready Transition

in = 1, heady to No-heady trains

12 = 1, Index Pulse

13 = 1, Immediate Interrupt

 $I_3 - I_0 = 0$, Terminate with no interrupt

ELECTRICAL CHARACTERISTICS

GUARANTEED OPERATING CONDITIONS

(Referenced to VSS)

	-	Value				Operating
Parameter	Symbol	min	typ	min	Unit	Temperature
Supply Voltage	Vcc	4.75	5.00	5.25	V	
Supply Voltage	Vss		0		V	
Input High Voltage	V _{IH}	2.0		Vcc	V	0°C to +70°C
Input Low Voltage	V _{IL}	- 0.3	_	0.8	V	

DC CHARACTERISTICS

(Full Guaranteed Operating Conditions unless otherwise noted.)

			Value		
Parameter	Symbol		typ	max	Unit
Output High Voltage (I _{OH} = -200 A)	Voh	2.4	_	_	V
Output Low Voltage (I _{OL} = 1.8mA)	V _{OL}	_	_	0.4	V
Three-State (Off-State) Input Current (V _{IN} = 0.4V to 2.4V)	ITSI			10	μΑ
Input Leakage Current (See Note 1)	I _{IN}	_	_	2.5	μΑ
Output Leakage Current for Off-State (V _{OH} = 2.4V)	lloh	_		10	μΑ
Power Consumption	PC	_	300	350	mW

NOTE 1) Except for HLT, $\overline{\text{TEST}}$, $\overline{\text{WF}}$, $\overline{\text{WPRT}}$, and $\overline{\text{DDEN}}$. (V_{IN} = 0 to 5.25V)

AC CHARACTERISTICS

(Full Guaranteed Operating Conditions unless otherwise noted.)

MPU Read Timing


			Value		
Parameter	Symbol	min	min typ		Unit
Address Setup Time	tSET	0	-		ns
Address Hold Time	tHLD	10		_	ns
RE Pulse Width (C _L = 25pF)	t _{RE}	400			ns
DRQ Reset Time	t _{DRR}		_	500	ns
INTRQ Reset Time	t _{IRR}	_	500*	3000*	ns
Data Delay Time (C _L = 25pF)	tDACC	_	_	350	ns
Data Hold Time (C _L = 25pF)	t _{DOH}	50	_	150	ns

^{*:} These values are doubled when CLK = 1MHz.

FUJITSU

MICROELECTRONICS

READ TIMING DIAGRAM




MPU Write Timing

		Value			
Parameter	Symbol	min	typ	max	Unit
Address Setup Time	tset	0		_	ns
Address Hold Time	tHLD	10	—	-	ns
WE Pulse Width	tWE	350	_	_	ns
DRQ Reset Time	t _{DRR}			500	ns
INTRQ Reset Time	t _{IRR}		500*	3000*	ns
Data Setup Time	t _{DS}	250	<u> </u>	_	ns
Data Hold Time	t _{DH}	65		_	ns

^{*:} These values are doubled when CLK = 1MHz.

WRITE TIMING DIAGRAM




DISK INPUT DATA TIMING

				Value		
Parameter		Symbol	min	typ	max	Unit
RAWREAD Pulse Width		t _{pw}	100*		250*	ns
Clock Setup Time		t _d	40			ns
Clock Hold Time for MFM		t _{cd}	40			ns
Clock Hold Time for FM		t _{cs}	40			ns
	MFM		_	2*, 3* or 4*	-	μS
RAWREAD Cycle Time	FM	t _{bc}	_	2* or 4*		μS
	MFM		0.8	1*		μS
RCLK High Pulse Width	FM	t _a	0.8	2*	_	μS
	MFM		0.8	1*	_	μS
RCLK Low Pulse Width	FM	- t _b	0.8	2*	_	μS
	MFM		_	2*		μS
RCLK Cycle Time	FM	- t _c	_	4*	_	μs

^{*:} These values are doubled when CLK = 1MHz.

DISK INPUT TIMING




OTHER TIMINGS

Parameter		Symbol	Value			
			min	typ	max	Unit
CLK Low Pulse Width		t _{CD1}	230			ns
CLK High Pulse Width		t _{CD2}	200	_	-	ns
STEP Pulse Width	MFM	tSTP	2*	_		μS
						· · · · · · · · · · · · · · · · · · ·
	FM		4*	_		μS
DIRC Setup Time		tDIR	12*		_	μS
MR Pulse Width		t _{MR}	. 50*			μS
ĪP Pulse Width		t _{IP}	10*	_	_	μS
WF Pulse Width		tWF	10*		_	μS
CLK Cycle Time		tcyc	_	0.5*	_	μS

^{*:} These Values are doubled when CLK = 1MHz.

TIMING DIAGRAM




FUJITSU MICROELECTRONICS:


ジ

PACKAGE DIMENSIONS

Dimensions in inches (millimeters)



DIP-4OP-MO1 PLASTIC PACKAGE



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.

FUJITSU MICROELECTRONICS

2985 Kifer Road Santa Clara, CA 95051 (408) 727-1700 Telex I/II: 910-338-0190

FUJITSU MIKROELEKTRONIK

Lyoner Strasse 44-48 Arabella Center 9. OG/A 6000 Frankfurt-Niederrad 71 West Germany Phone: 0611-666-3056 TLX: 841-411-963

Printed in USA FMI 9-81 5K